

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore T.M. RELEASE 1.3

Help FAQ Terms

Quick Links

01/15/2007

Welcome to	IEEE Xplore
------------	-------------

- O- Home
- O- Log-out

Tables of Contents

- O- Journals & Magazines
- O- Conference Proceedings
- O- Standards

Search

- O- By Author
- O- Basic
- O- Advanced

Member Services

- O- Join IEEE
 O- Establish IEEE
- Web Account

🖴 Print Syrrigt

Your search matched 57 of 740919 documents.

Results are shown 25 to a page, sorted by publication yearn descending order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click Search Again

pipeline <and> stage <and> address*

Search Again

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

1 Symbolic cache: fast memory access based on program syntax correlation of loads and stores

Qianrong Ma; Jih-Kwon Peir; Konrad Lai

Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference on , 2001

Page(s): 54 -61

[Abstract] [PDF Full-Text (648 KB)] CNF

2 A hybrid wave-pipelined network router

Delgado-Frias, J.G.; Nyathi, J.

VLSI, 2001. Proceedings. IEEE Computer Society Workshop on , 2001

Page(s): 165 -170

[Abstract] [PDF Full-Text (736 KB)] CNF

3 Changing processors

Dettmer, R.

IEE Review, Volume: 47 Issue: 3, May 2001

Page(s): 38 -40

[Abstract] [PDF Full-Text (400 KB)] JNL

4 Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI

Naehyuck Chang; Kwanho Kim; Hyung Gyu Lee

Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International

Symposium on, 2000

Page(s): 185 -190

[Abstract] [PDF Full-Text (512 KB)] CNF

5 Very low power pipelines using significance compression

Canal, R.; Gonzalez, A.; Smith, J.E.

Microarchitecture, 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International

Symposium on , 2000

Page(s): 181 -190

[Abstract] [PDF Full-Text (908 KB)] CNF

6 Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm

Sangyun Kim; Beerel, P.A.

Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on , 2000

Page(s): 296 -302

[Abstract] [PDF Full-Text (660 KB)] CNF

7 Early load address resolution via register tracking

Bekeman, M.; Yoaz, A.; Gabbay, F.; Jourdan, S.; Kalaev, M.; Ronen, R. Computer Architecture, 2000. Proceedings of the 27th International Symposium on , 2000 Page(s): 306 -315

[Abstract] [PDF Full-Text (964 KB)] CNF

8 A low power implementation of a W-CDMA receiver on an ultra low power DSP

Wang, A.; Hezar, R.; Gass, W.

Global Telecommunications Conference, 2000. GLOBECOM '00. IEEE , Volume: 1 , 2000 Page(s): 241 -244 vol.1

[Abstract] [PDF Full-Text (524 KB)] CNF

9 A 1 GHz single-issue 64 b PowerPC processor

Hofstee, P.; Aoki, N.; Boerstler, D.; Coulman, P.; Dhong, S.; Flachs, B.; Kojima, N.; Kwon, O.; Lee, K.; Meltzer, D.; Nowka, K.; Park, J.; Peter, J.; Posluszny, S.; Shapiro, M.; Silberman, J.; Takahashi, O.; Weinberger, B.

Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International, 2000

Page(s): 92 -93

[Abstract] [PDF Full-Text (120 KB)] CNF

10 1-V 100-MHz embedded SRAM techniques for battery-operated MTCMOS/SIMOX ASICs

Shibata, N.; Morimura, H.; Harada, M.

Solid-State Circuits, IEEE Journal of , Volume: 35 Issue: 10, Oct. 2000

Page(s): 1396 -1407

[Abstract] [PDF Full-Text (620 KB)] JNL

11 Online monitoring and characterisation of mineral deposits in petroleum pipelines

Gunarathne, G.P.P.

On-line Monitoring Techniques for the Off-Shore Industry (Ref. No. 1999/143), IEE Seminar on , 1999

Page(s): 6/1 -6/7

[Abstract] [PDF Full-Text (836 KB)] CNF

12 Exploiting positive equality and partial non-consistency in the formal verification of pipelined microprocessors

Velev, M.N.; Bryant, R.E.

Design Automation Conference, 1999. Proceedings. 36th, 1999

Page(s): 397 -401

[Abstract] [PDF Full-Text (456 KB)] CNF

13 Optimal clocking and enhanced testability for high-performance self-resetting domino pipelines

Dooply, A.E.; Yun, K.Y.

Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on , 1999

Page(s): 200 -214

[Abstract] [PDF Full-Text (420 KB)] CNF

processor and an extra section of the section of th

14 Energy minimization of system pipelines using multiple voltages

Gang Qu; Kirovski, D.; Potkonjak, M.; Srivastava, M.B.

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on ,

Volume: 1, 1999 Page(s): 362 -365 vol.1

[Abstract] [PDF Full-Text (440 KB)] CNF

15 A real-time tracker for hadronic collider experiments

Bardi, A.; Belforte, S.; Dell'Orso, M.; Galeotti, S.; Giannetti, P.; Meschi, E.; Morsani, F.; Spinella, F. Nuclear Science, IEEE Transactions on , Volume: 46 Issue: 4 Part: 1, Aug. 1999

Page(s): 947 -952

[Abstract] [PDF Full-Text (456 KB)] JNL

16 A real-time tracker for hadronic collider experiments

Bardi, A.; Belforte, S.; Dell' Orso, M.; Galeotti, S.; Giannetti, P.; Meschi, E.; Morsani, F.; Spinella, F. Nuclear Science Symposium, 1998. Conference Record. 1998 IEEE, Volume: 1, 1998 Page(s): 255-260 vol.1

[Abstract] [PDF Full-Text (376 KB)] CNF

17 Production visualization for the ASCI One TeraFLOPS machine

Heermann, P.D. Visualization '98. Proceedings, 1998 Page(s): 459 -462, 567

[Abstract] [PDF Full-Text (816 KB)] CNF

18 Techniques for energy minimization of communication pipelines

Gang Qu; Potkonjak, M.

Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM

International Conference on, 1998

Page(s): 597 -600

[Abstract] [PDF Full-Text (436 KB)] CNF

19 Predicting indirect branches via data compression

Kalamatianos, J.; Kaeli, D.R.

Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium

on, 1998

Page(s): 272 -281

[Abstract] [PDF Full-Text (92 KB)] CNF

20 Power reduction in pipelines

Parameswaran, S.; Hui Guo

Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific,

1998

Page(s): 545 -550

[Abstract] [PDF Full-Text (456 KB)] CNF

21 Fast cycle RAM (FCRAM); a 20-ns random row access, pipe-lined operating DRAM

Sato, Y.; Suzuki, T.; Aikawa, T.; Fujioka, S.; Fujieda, W.; Kobayashi, H.; Ikeda, H.; Nagasawa, T.; Funyu, A.; Fuji, Y.; Kawasaki, K.; Yamazaki, M.; Taguchi, M. VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, 1998

Page(s): 22 -25

[Abstract] [PDF Full-Text (368 KB)] CNF

22 Utilizing the power of high-performance computing

Wenheng Liu; Prasanna, V.K.

IEEE Signal Processing Magazine, Volume: 15 Issue: 5, Sept. 1998

Page(s): 85 -100

[Abstract] [PDF Full-Text (2388 KB)] JNL

23 Microarchitecture support for improving the performance of load target prediction

Chung-Ho Chen; Wu, A.

Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on ,

1997

Page(s): 228 -234

[Abstract] [PDF Full-Text (652 KB)] CNF

24 Microarchitectural synthesis for rapid BIST testing

Orailoglu, A.

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 16

Issue: 6, June 1997 Page(s): 573 -586

[Abstract] [PDF Full-Text (244 KB)] JNL

25 A study of pipeline architectures for high-speed synchronous DRAMs *Hoi-Jun Yoo*

Solid-State Circuits, IEEE Journal of , Volume: 32 Issue: 10, Oct. 1997

Page(s): 1597 -1603

[Abstract] [PDF Full-Text (160 KB)] JNL

1 2 3 [Next]

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQI Terms | Back to Top

Copyright © 2001 IEEE ☐ All rights reserved



Membership Publications/Services Standards Conferences Careers/Jobs

EEE Xplore TEM RELEASE 1.3

Help FAQ Terms

Quick Links

» Search Result

Welcome to IEEE Xplore

- O- Home
- O- Log-out

Tables of Contents

- O- Journals & Magazines
- Conference Proceedings
- O- Standards

Search

- O- By Author
- O- Basic
- O- Advanced

Member Services

- O- Join IEEE
- O- Establish IEEE Web Account

🖴 Print Symnet

Your search matched 57 of 740919 documents.

Results are shown 25 to a page, sorted by publication yearn descending order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click Search Again

pipeline <and> stage <and> address*

Search Again

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

26 Microarchitecture support for reducing branch penalty in a superscaler processor

Sakamoto, M.; Nunomura, Y.; Yoshida, T.; Shimazu, Y.

Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE

International Conference on, 1996

Page(s): 208 -216

[Abstract] [PDF Full-Text (776 KB)] CNF

27 Parallel intersecting compressed bit vectors in a high speed query server for processing postal addresses

Wen-Jann Yang; Sridhar, R.; Demjanenko, V.

High-Performance Computer Architecture, 1996. Proceedings., Second International Symposium on

Page(s): 232 -241

[Abstract] [PDF Full-Text (1012 KB)] CNF

28 Predictive sequential associative cache

Calder, B.; Grunwald, D.; Emer, J.

High-Performance Computer Architecture, 1996. Proceedings., Second International Symposium on

1996

Page(s): 244 -253

[Abstract] [PDF Full-Text (1132 KB)] CNF

29 A VLSI-oriented parallel FFT algorithm

Yu Tai Ma

Signal Processing, IEEE Transactions on , Volume: 44 Issue: 2 , Feb. 1996

Page(s): 445 -448

[Abstract] [PDF Full-Text (264 KB)] JNL

30 Design of a VLSI fuzzy processor for ATM traffic sources management

Ascia, G.; Ficili, G.; Panno, D.

Local Computer Networks, 1995., Proceedings. 20th Conference on, 1995

Page(s): 62 -71

[Abstract] [PDF Full-Text (928 KB)] CNF

31 Zero-cycle loads: microarchitecture support for reducing load latency

Austin, T.M.; Sohi, G.S. Microarchitecture, 1995., Proceedings of the 28th Annual International Symposium on, 1995 Page(s): 82 -92

[Abstract] [PDF Full-Text (1160 KB)] CNF

32 Evaluation of a branch target address cache

Duvvuru, S.; Arya, S.
System Sciences. Vol. II., Proceedings of the Twenty-Eighth Hawaii International Conference on, 1995
Page(s): 173-180 vol.1

[Abstract] [PDF Full-Text (496 KB)] CNF

33 Partial column FFT pipelines

Gorman, S.F.; Wills, J.M.
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, Volume: 42

Issue: 6, June 1995 Page(s): 414 -423

[Abstract] [PDF Full-Text (740 KB)] JNL

34 High-throughput data compressor designs using content addressable memory

Ren-Yang Yang; Chen-Yi Lee

Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on , Volume: 4, 1994 Page(s): 147-150 vol.4

[Abstract] [PDF Full-Text (312 KB)] CNF

35 A 1.2GFLOPS neural network chip exhibiting fast convergence

Kondo, Y.; Koshiba, Y.; Arima, Y.; Murasaki, M.; Yamada, T.; Amishiro, H.; Shinohara, H.; Mori, H.
Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International, 1994

Page(s): 218 -219

[Abstract] [PDF Full-Text (260 KB)] CNF

36 Low cost complexity of a general multicast network

Al-Hajery, M.Z.; Batcher, K.E. Parallel Processing Symposium, 1994. Proceedings., Eighth International, 1994 Page(s): 23 -29

[Abstract] [PDF Full-Text (592 KB)] CNF

37 Partitioning of image processing tasks on heterogeneous computer systems

Iqbal, M.A.; Iqbal, S.; Shaaban, M.E.

Heterogeneous Computing Workshop, 1994., Proceedings, 1994

Page(s): 43 -50

[Abstract] [PDF Full-Text (620 KB)] CNF

38 250 Mbyte/s synchronous DRAM using a 3-stage-pipelined architecture

Takai, Y.; Nagase, M.; Kitamura, M.; Koshikawa, Y.; Yoshida, N.; Kobayashi, Y.; Obara, T.;

Fukuzo, Y.; Watanabe, H.

Solid-State Circuits, IEEE Journal of, Volume: 29 Issue: 4, April 1994

Page(s): 426 -431

[Abstract] [PDF Full-Text (440 KB)] JNL

39 Conditional and unconditional hardware sharing in pipeline synthesis

Prabhu, U.; Pangrle, B.M.

Design Automation Conference, 1993, with EURO-VHDL '93. Proceedings EURO-DAC '93.,

European, 1993 Page(s): 238 -243

[Abstract] [PDF Full-Text (484 KB)] CNF

40 Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar processors

Tse-Yu Yeh; Patt, Y.N.

Microarchitecture, 1993., Proceedings of the 26th Annual International Symposium on, 1993

Page(s): 164 -175

[Abstract] [PDF Full-Text (972 KB)] CNF

41 MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines

Drach, N.; Seznec, A.

Microarchitecture, 1993., Proceedings of the 26th Annual International Symposium on, 1993

Page(s): 193 -201

[Abstract] [PDF Full-Text (628 KB)] CNF

42 Designing high-performance processors using real address prediction

Hua, K.A.; Liu, L.; Peir, J.

Computers, IEEE Transactions on , Volume: 42 Issue: 9 , Sept. 1993

Page(s): 1146 -1151

[Abstract] [PDF Full-Text (576 KB)] JNL

43 A concurrent fault detection method for superscalar processors

Pawlovsky, A.P.; Hanawa, M.

Test Symposium, 1992. (ATS '92), Proceedings., First Asian (Cat. No.TH0458-0), 1992

Page(s): 139 -144

[Abstract] [PDF Full-Text (536 KB)] CNF

44 GFLOPS: a general flexible linearly organized parallel structure for images

Houzet, D.; Basille, J.-L.; Latil, J.-Y.

Application Specific Array Processors, 1991. Proceedings of the International Conference on , 1991 Page(s): 431 -444

[Abstract] [PDF Full-Text (612 KB)] CNF

45 A two-chip CMOS 64 b mainframe processor chipset

Yamagishi, M.; Koide, K.; Ishiyama, A.; Yamagiwa, A.; Hayashi, T.; Satou, Y. Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991, 1991 Page(s): 15.4/1 -15.4/4

[Abstract] [PDF Full-Text (344 KB)] CNF

46 Long pipelines in single-chip digital signal processors-concepts and case study

Ernst. R.

Circuits and Systems, IEEE Transactions on , Volume: 38 Issue: 1 , Jan. 1991

Page(s): 100 -108

[Abstract] [PDF Full-Text (864 KB)] JNL

47 Achieving supercomputer performance in a low pain environment

Egan, M.

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society

International Conference., 1990

Page(s): 205 -207

[Abstract] [PDF Full-Text (160 KB)] CNF

48 The TLB slice-a low-cost high-speed address translation mechanism

Taylor, G.; Davies, P.; Farmwald, M.

Computer Architecture, 1990. Proceedings., 17th Annual International Symposium on, 1990.

Page(s): 355 -363

[Abstract] [PDF Full-Text (492 KB)] CNF

49 Multiple instruction issue in the NonStop Cyclone processor

Horst, R.W.; Harris, R.L.; Jardine, R.L.

Computer Architecture, 1990. Proceedings., 17th Annual International Symposium on, 1990

Page(s): 216 -226

[Abstract] [PDF Full-Text (768 KB)] CNF

50 Parallelism in relational data base systems: architectural issues and design approaches

Pirahesh, H.; Mohan, C.; Cheng, J.; Liu, T.S.; Sellinger, P.

Databases in Parallel and Distributed Systems, 1990, Proceedings. Second International Symposium

on, 1990

Page(s): 4 -29

[Abstract] [PDF Full-Text (1732 KB)] CNF

[Prev] 1 2 3 [Next]

| Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQI Terms | Back to Top

Copyright © 2001 IEEE □ All rights reserved



Membership Publications/Services Standards Conferences Careers/Jobs

EEE XploreTM
RELEASE 1.3

Help	<u>FAQ</u>	Terms

Quick Links

» Search Result

Welcome to IEEE Xplore

- O- Home
- O- Log-out

Tables of Contents

- O- Journals & Magazines
- Conference Proceedings
- O- Standards

Search

- O- By Author
- O- Basic
- O- Advanced

Member Services

O- Join IEEE

O- Establish IEEE Web Account Your search matched 57 of 740919 documents.

Results are shown 25 to a page, sorted by publication yearn descending order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click Search Again

pipeline <and> stage <and> address*

Search Again

Results

Journal or Magazine = JNL Conference = CNF Standard = STD

51 A mainframe processor in CMOS technology with 0.5 mu m channel length

Schettler, H.; Hajdu, J.; Getzlaff, K.; Loehlein, W.-D.; Starke, C.-W. Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., 1990 IEEE International, 1990

Page(s): 50 -51

[Abstract] [PDF Full-Text (276 KB)] CNF

52 A wideband 10-bit, 20 Msps pipelined ADC using current-mode signals

Robertson, D.; Real, P.; Mangelsdorf, C.

Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., 1990 IEEE

International, 1990

Page(s): 160 -161, 289

[Abstract] [PDF Full-Text (808 KB)] CNF

53 A 100-mega-access per second matching memory for a data-driven microprocessor

Takata, H.; Komori, S.; Tamura, T.; Asai, F.; Satoh, H.; Ohno, T.; Tokuda, T.; Nishikawa, H.; Terada, H.

Solid-State Circuits, IEEE Journal of, Volume: 25 Issue: 1, Feb. 1990

Page(s): 95 -99

[Abstract] [PDF Full-Text (476 KB)] JNL

54 A 30 MIPS VLSI CPU

Boschma, B.D.; Burns, D.M.; Chin, R.; Fiduccia, N.S.; Hu, C.; Reed, M.J.; Rueth, T.I.; Schumacher, F.X.; Shen, V.

Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCC., 1989 IEEE

International, 1989

Page(s): 82 -83, 299

[Abstract] [PDF Full-Text (604 KB)] CNF

55 Fault-tolerance in a high-speed 2D convolver/correlator: Starloc

Napolitano, L.M., Jr.; Andaleon, D.D.; Berry, K.R.; Bryson, P.R.; Klapp, S.R.; Leeper, J.E.; Redinbo, G.R.

Fault-Tolerant Computing, 1989. FTCS-19. Digest of Papers., Nineteenth International Symposium on , 1989 Page(s): 80 -87

[Abstract] [PDF Full-Text (756 KB)] CNF

56 Reconfigurable multipipelines for vector supercomputers

Gupta, R.; Zorat, A.; Ramakrishnan, I.V.

Computers, IEEE Transactions on , Volume: 38 Issue: 9 , Sept. 1989

Page(s): 1297 -1307

[Abstract] [PDF Full-Text (956 KB)] JNL

57 Design considerations for a general-purpose microprocessor

Maytal, B.; Iacobovici, S.; Alpert, D.B.; Biran, D.; Levy, J.; Tov, S.Y.

Computer, Volume: 22 Issue: 1, Jan. 1989

Page(s): 66 -76

[Abstract] [PDF Full-Text (1000 KB)] JNL

[Prev] 1 2 3

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQI Terms | Back to Top

Copyright © 2001 IEEE ☐ All rights reserved